	High-level review of interrupts
	<ul> <li>Why do we need them? Why are the alternatives</li> </ul>
Design of Microprocessor-Based Systems	unacceptable?
	- Convince me!
	<ul> <li>What sources of interrupts are there?</li> </ul>
	<ul> <li>Hardware and software!</li> </ul>
Prabal Dutta	<ul> <li>What makes them difficult to deal with?</li> </ul>
University of Michigan	<ul> <li>Interrupt controllers are complex: there is a lot to do!</li> </ul>
	<ul> <li>Enable/disable, prioritize, allow premption (nested interrupts), etc.</li> </ul>
	- Software issues are non-trivial
	<ul> <li>Can't trash work of task you interrupted</li> </ul>
Lecture 7: Interrupts (2)	<ul> <li>Need to be able to restore state</li> </ul>
January 29, 2015	<ul> <li>Shared data issues are a <u>real</u> pain</li> </ul>
Some slides prepared by Mark Brehob	2

Exception Number	Exception Type	Priority	Descript	ion
1	Reset	-3 (Highest)	Reset	
2	NMI	-2	Nonmask	able interrupt (external NMI input)
3	Hard fault	-1	All fault c handler is	onditions if the corresponding fault not enabled
4	MemManage fault	Programmable	Memory r Protection to illegal I	nanagement fault; Memory n Unit (MPU) violation or access ocations
5	Bus fault	Programmable	Bus error Performa error resp prefetch a data abor	; occurs when Advanced High- nce Bus (AHB) interface receives an ionse from a bus slave (also called abort if it is an instruction fetch or t if it is a data access)
6	Usage fault	Programmable	Exception trying to a does not	ns resulting from program error or access coprocessor (the Cortex-M3 support a coprocessor)
7-10	Reserved	NA	_	
11	SVC	Programmable	Superviso	or Call
12	Debug monitor	Programmable	Debug m external o	onitor (breakpoints, watchpoints, or lebug requests)
13	Reserved	NA	_	
14	PendSV	Programmable	Pendable	Service Call
15	SYSTICK	Programmable	System T	ick Timer
Table 7.2 List	t of External Interrupts			
Exception Nun	nber Ex	ception Type		Priority
16	Ex	temal Interrupt #0		Programmable
17	Ex	ternal Interrupt #1		Programmable
055		and later at 1000		Des enseres als la

## Configuring the NVIC Interrupt Set Enable and Clear Enable 0xE000E100-0xE000E11C, 0xE000E180-0xE000E19C

0xE000E100	SETENA0	R/W	0	Enable for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to set bit to 1; write 0 has no effect
				Read value indicates the current status
0xE000E180	CLRENA0	R/W	0	Clear enable for external interrupt #0-31
				bit[0] for interrupt #0
				bit[1] for interrupt #1
				bit[31] for interrupt #31
				Write 1 to clear bit to 0; write 0 has no effect
				Read value indicates the current enable status

### Configuring the NVIC (2)



5

### • Set Pending & Clear Pending - 0xE000E200-0xE000E21C, 0xE000E280-0xE000E29C

0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to set bit to 1; write 0 has no effect
				Read value indicates the current status
		-		
0xE000E280	CLRPEND0	R/W	0	Clear pending for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to clear bit to 0; write 0 has no effect
				Read value indicates the current pending status

### Configuring the NVIC (3)

## MICHIGAN

6

• Interrupt Active Status Register - 0xE000E300-0xE000E31C

Address	Name	Туре	Reset Value	Description
0xE000E300	ACTIVE0	R	0	Active status for external interrupt #0-31
				bit[0] for interrupt #0
				bit[1] for interrupt #1
				bit[31] for interrupt #31
0xE000E304	ACTIVE1	R	0	Active status for external interrupt #32-63
	-	-	-	-

# <section-header><section-header><image><image><image><text>

# <section-header><section-header><section-header><section-header><image><image>

### **Interrupt Priority**



9

- What do we do if several interrupts arrive at the same time?
- NVIC allows to set priorities for (almost) every interrupt
- 3 fixed highest priorities, up to 256 programmable priorities - 128 preemption levels
  - Not all priorities have to be implemented by a vendor!

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Implem	ented		Not imp	lemente	d, read	as zero	

- SmartFusion has 32 priority levels, i.e., 0x00, 0x08, ..., 0xF8
- Higher priority interrupts can pre-empt lower priorities
- Priority can be sub-divided into priority groups
- splits priority register into two halves, preempt priority and subpriority
- preempt priority: indicates if an interrupt can preempt another
- subpriority: used if two interrupts of same group arrive concurrently

### Interrupt Priority (2)



• Interrupt Priority Level Registers - 0xE000E400-0xE000E4EF

Address	Name	Туре	Reset Value	Description
0xE000E400	PRI_0	R/W	0 (8-bit)	Priority-level external interrupt #0
0xE000E401	PRI_1	R/W	0 (8-bit)	Priority-level external interrupt #1
	-	-	-	-
0xE000E41F	PRI_31	R/W	0 (8-bit)	Priority-level external interrupt #31
	-	-	-	-

pti	on Priorit	y an	id Su	opriority	PRIMASK, FAULTMASK, and BASEPRI
	Priority Group		Preempt	Priority Field Subpriority Field	d
	0		Bit [7:1]	Bit [0]	• What if we quickly want to disable all interrupts?
	1		Bit [7:2]	Bit [1:0]	• what if we quickly want to disable all interrupts:
	2		Bit [7:3]	Bit [2:0]	
	3		Bit [7:4]	Bit [3:0]	White d inte DDMACK to dische all interment was the
	4		Bit [7:5]	Bit [4:0]	• write i into PRIMASK to disable all interrupt except NM
	5		Bit [7:6]	Bit [5:0]	- MOV R0. #1
			0. 1.21		
	6		Bit [7]	Bit [6:0]	- MSR PRIMASK, RO
ation	7 Interrupt a	nd Re	None Set Co	Bit [6:0] Bit [7:0]	- MSR PRIMASK, R0 • Write 0 into PRIMASK to enable all interrupts
Bits	6 7 Interrupt al Name	nd Re	Set Co Reset Value	Bit [6:0] Bit [7:0] ntrol Register (Address ( Description	<ul> <li>MSR PRIMASK, R0</li> <li>Write 0 into PRIMASK to enable all interrupts</li> <li>FAULTMASK is the same as PRIMASK, but also blocks has fault (priority -1)</li> </ul>
Bits 31:16	6 7 Interrupt an Name VECTKEY	nd Re	Set Co Reset Value	Bit [6:0] Bit [7:0] <b>ntrol Register (Address (</b> <b>Description</b> Access key, 0x05FA must be written to this to this register, otherwise the write will be given and back value of the upper half word is 0b	- MSR PRIMASK, R0 • Write 0 into PRIMASK to enable all interrupts • FAULTMASK is the same as PRIMASK, but also blocks have fault (priority -1)
Bits 31:16	6 7 Interrupt an Name VECTKEY ENDIANNESS	nd Re Type R/W	Bit [7] None eset Co Reset Value -	Bit [6:0] Bit [7:0] Bit [7:0] Description Access two 2005FA must be written to this to this register, otherwise the written the bit read-back value of the upper half word is Di Indicates endiances for data: 1 for big and 0 for title endian; this can only change	<ul> <li>MSR PRIMASK, R0</li> <li>Write 0 into PRIMASK to enable all interrupts</li> <li>FAULTMASK is the same as PRIMASK, but also blocks has fault (priority -1)</li> <li>What if we want to disable all interrupts below a certain priority?</li> </ul>
tion Bits 31:16 15 10:8	6 7 Interrupt at Vectkey ENDIANNESS PRIGROUP	nd Re Type R/W R	Bit [7] None PSET CC Value - 0	Bit [6:0] Bit [7:0] Bit [7:0] Access key, 0x05FA must be written to this to this register, otherwise the written the bit mad back value of the upper half work will be it Indicates endianness for data: 1 for big end and 0 for little endian; this can only change Priority group	<ul> <li>MSR PRIMASK, R0</li> <li>Write 0 into PRIMASK to enable all interrupts</li> <li>FAULTMASK is the same as PRIMASK, but also blocks has fault (priority -1)</li> <li>What if we want to disable all interrupts below a certar priority?</li> </ul>
Bits 31:16 15 10:8 2	6 7 Interrupt a Name VECTKEY ENDIANNESS PRIGROUP SYSRESETREQ	R/W	Bit [7] None Set Co Reset Value - - 0 -	Bit [6:0] Bit [7:0] Bit [7:0] <b>Description</b> Access key, 0x05FA must be written to this to this register, otherwise the write will be juit and 0 for little endiam; this can only change Priority group Requests chip control logic to generate a re	<ul> <li>MSR PRIMASK, R0</li> <li>Write 0 into PRIMASK to enable all interrupts</li> <li>FAULTMASK is the same as PRIMASK, but also blocks has fault (priority -1)</li> <li>What if we want to disable all interrupts below a certain priority?</li> <li>Write priority into BASEPRI</li> </ul>
<b>Bits</b> 31:16	6 7 Interrupt at Name VECTKEY ENDIANNESS PRIGROUP SYSRESETREQ VECTCLRACTIVE	nd Re R/W R/W R R W W	Bit [7] None Set Cc Value - - 0 - -	Bit [6:0] Bit [7:0] Bit [7:0] Access key; 0x05FA must be written to this to this register, otherwise the write will be juit and back value of the upper half work is 0b Indicates endiances for data: 1 for big end and 0 for title endian; this can only change Priority group Requests chip control logic to generate a re Clears all active state information for except typically used in debug or 05 to allow syste from system error (Reset is safe)	<ul> <li>MSR PRIMASK, R0</li> <li>Write 0 into PRIMASK to enable all interrupts</li> <li>FAULTMASK is the same as PRIMASK, but also blocks have fault (priority -1)</li> <li>What if we want to disable all interrupts below a certar priority?</li> <li>Write priority into BASEPRI</li> <li>MOV R0, #0x60</li> </ul>

### Masking



13

### B1.4.3 The special-purpose mask registers

There are three special-purpose registers which are used for the purpose of priority boosting. Their function is explained in detail in *Execution priority and priority boosting within the core* on page B1-18:

- the exception mask register (PRIMASK) which has a 1-bit value  $% \mathcal{A}(\mathcal{A})$
- the base priority mask (BASEPRI) which has an 8-bit value
- the fault mask (FAULTMASK) which has a 1-bit value.
- All mask registers are cleared on reset. All unprivileged writes are ignored.

The formats of the mask registers are illustrated in Table B1-4. Table B1-4 The special-purpose mask registers

	31 8	7	1 0
PRIMASK	RESERVED		PN
FAULTMASK	RESERVED		FM
BASEPRI	RESERVED	BASEPRI	

### Interrupt Service Routines

- Automatic saving of registers upon exception - PC, PSR, R0-R3, R12, LR
  - This occurs over data buss
- While data bus busy, fetch exception vector
  - i.e. target address of exception handler This occurs over instruction bus
- Update SP to new location
- Update IPSR (low part of xPSR) with exception new #

М

14

- Set PC to vector handler
- Update LR to special value EXC\_RETURN
- Several other NVIC registers gets updated
- Latency can be as short as 12 cycles (w/o mem delays)

The xPSR register layout	ARM interrupt summary
The APSR, IPSR and EPSR registers are allocated as mutually exclusive bitfields within a 32-bit register. The combination of the APSR, IPSR and EPSR registers is referred to as the xPSR register. Table B1-2 The xPSR register layout	<ol> <li>We've got a bunch of memory-mapped registers that control things (NVIC)         <ul> <li>Enable/disable individual interrupts</li> <li>Set/clear pending</li> <li>Interrupt priority and preemption</li> </ul> </li> </ol>
31         30         29         28         27         26         25         24         23         16         15         10         9         8         0           APSR         N         Z         C         V         Q	2. We've got to understand how the hardware interrupt lines interact with the NVIC
EPSR ICIIT T ICUIT a	3. And how we figure out where to set the PC to point to for a given interrupt source.
	15 16

. NVIC r	egisters	(exan	nple)		<b>M</b> .	1. More
• Se	t Pendin 0xE000E20	g & Cle 0-0xE00	ear Pen 00E21C, 0	ding xE000E280-0xE000E29C		• Int - 1
0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31 bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17)		
				bit[31] for interrupt #31 (exception #47)		Address
				Write 1 to set bit to 1; write 0 has no effect Read value indicates the current status		0xE000E400 0xE000E401
0xE000E280	CLRPEND0	R/W	0	Clear pending for external interrupt #0-31	-i	
				bit[0] for interrupt #0 (exception #16) bit[1] for interrupt #1 (exception #17)		0xE000E41F
				 bit[31] for interrupt #31 (exception #47)		
				Write 1 to clear bit to 0; write 0 has no effect		

### More registers (example)

- Interrupt Priority Level Registers - 0xE000E400-0xE000E4EF
- Туре Reset Value Description ıme Priority-level external interrupt #0 0 18 R/W 0 (8-bit) I\_1 R/W 0 (8-bit) Priority-level external interrupt #1 0 (8-bit) RI\_31 R/W Priority-level external interrupt #31

M





What happens when we return from an ISR?	Other stuff: The xPSR register layout	M
<ul> <li>Interrupt exiting process <ul> <li>System restoration needed (different from branch)</li> <li>Special LR value could be stored (0xFFFFFFx)</li> </ul> </li> <li>Tail chaining <ul> <li>When new exception occurs</li> <li>But CPU handling another exception of same/higher priority</li> <li>New exception will enter pending state</li> <li>But will be executed before register unstacking</li> <li>Saving unnecessary unstacking/stacking operations</li> <li>Can reenter hander in as little as 6 cycles</li> </ul> </li> </ul>	The APSR, IPSR and EPSR registers are allocated as mutually exclusive bitfields within a 32-bit register. The combination of the APSR, IPSR and EPSR registers is referred to as the xPSR register. Table B1-2 The xPSR register layout 31 30 29 28 27 26 25 24 23 16 15 0 9 8 0 APSR N Z C V Q IPSR 0 or Exception Number EPSR ICUIT T ICUIT a	
<ul> <li>Late arrivals (ok, so this is actually on entry)</li> <li>When one exception occurs and stacking commences</li> <li>Then another exception occurs before stacking completes</li> <li>And second exception of higher preempt priority arrives</li> <li>The later exception will be processed first</li> </ul>		24



Level-triggered interrupts	M	Edge-triggered interrupts	M
<ul> <li>Signaled by asserting a line low or high</li> <li>Interrupting device drives line low or high and holds it there until it is serviced</li> <li>Device deasserts when directed to or after serviced</li> <li>Can share the line among multiple devices (w/ OD+PU)</li> <li>Active devices assert the line</li> <li>Inactive devices let the line float</li> <li>Easy to share line w/o losing interrupts</li> <li>But servicing increases CPU load → <u>example</u></li> <li>And requires CPU to keep cycling through to check</li> <li>Different ISR costs suggests careful ordering of ISR checks</li> <li>Can't detect a new interrupt when one is already asserted</li> </ul>		<ul> <li>Signaled by a level *transition* (e.g. ris</li> <li>Interrupting device drive a pulse (train</li> <li>What if the pulse is too short? Need a</li> <li>Sharing *is* possibleunder some circu</li> <li>INT line has a pull up and all devices an</li> <li>Devices *pulse* lines</li> <li>Could we miss an interrupt? Maybein</li> <li>What happens if interrupts merge? Need</li> <li>Must check trailing edge of interrupt</li> <li>Easy to detect "new interrupts"</li> <li>Benefits: more immune to unserviceab</li> <li>Pitfalls: spurious edges, missed edges</li> <li>Source of "lockups" in early computers</li> </ul>	sing/falling edge) a) onto INT line pulse extender! umstances re OC/OD. f close in time ed one more ISR pass le interrupts