


EECS 373 Design of Microprocessor-Based Systems

Prabal Dutta University of Michigan




Serial buses


Some material from: Brehob, Le, Ramadas, Tikhonov & Mahal

Announcements



- HW 1 & 2 solutions posted
- HW 3/Practice exam coming this week
- Midterm exam will be on Tuesday, Feb 24 in class
 - Review to be held on Feb 19 in class
 - Contact me ASAP if you have a conflict
 - Last name: A-M in DOW 1017
 - Last name: N-Z in EECS 1311
- Additional reading about ARM Cortex-M family:





Outline




- Introduction to Serial Buses
- UART
- SPI
- I2C

Fun with buses




- A multidrop bus (MDB) is a computer bus in which all components are connected to the same set of electrical wires. (from Wikipedia)
 - In the general case, a bus may have more than one device capable of driving it.
 - That is, it may be a "multi-master" bus as discussed earlier.



How can we handle multiple (potential) bus drivers? (1/3)

- Tri-state devices, just have one device drive at a time. Everyone can read though
 - Pros:
 - Very common, fairly fast, pinefficient.
 - Cons:
 - Tri-state devices can be slow.
 - Especially drive-to-tristate?
 - Need to be sure two folks not driving at the same time
 - Let out the magic smoke.
 - Most common solution (at least historically)
 - Ethernet, PCI, etc.





Bus

How can we handle multiple (potential) bus drivers? (2/3)





- MUX
 - Just have each device generate its data, and have a MUX select.
 - That's a LOT of pins.
 - Consider a 32-bit bus with 6 potential drivers.
 - » Draw the figure.
 - » How many pins needed for the MUX?
 - Not generally realistic for an "on-PCB" design as we'll need an extra device (or a lot of pins on one device)
 - But reasonable on-chip
 - In fact AHB, APB do this.



How can we handle multiple (potential) bus drivers? (3/3)


- "pull-up" aka "open collector" aka "wired OR"
 - Wire is pulled high by a resistor
 - If any device pulls the wire low, it goes low.
- Pros:
 - If two devices both drive the bus, it still works!
- Cons:
 - Rise-time is very slow.
 - Constant power drain.
- Used in I2C, CAN





Serial peripherals





Outline



- Introduction to Serial Buses
- UART
- SPI
- I2C

UART



- Universal Asynchronous Receiver/Transmitter
- Hardware that translates between parallel and serial forms
- Commonly used in conjunction with communication standards such as EIA, RS-232, RS-422 or RS-485
- The universal designation indicates that the data format and transmission speeds are configurable and that the actual electric signaling levels and methods (such as differential signaling etc.) typically are handled by a special driver circuit external to the UART.

Protocol



- Each character is sent as
 - a logic *low* <u>start</u> bit
 - a configurable number of data bits (usually 7 or 8, sometimes 5)
 - an optional parity bit
 - one or more logic high **stop** bits
 - with a particular bit timing ("baud")
- Examples
 - "9600-N-8-1" → <baudrate><parity><databits><stopbits>
 - "9600-8-N-1" → <baudrate><databits><parity><stopbits>

Start		Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7	Stop
-------	--	-----------	-----------	-----------	-----------	-----------	-----------	-----------	------

Variations and fun times



- UART is actually a generic term that includes a large number of different devices/standards.
 - RS-232 is a standard that specifies
 - "electrical characteristics and timing of signals, the meaning of signals, and the physical size and pin out of connectors.


Signals (only most common)



- The <u>**RXD</u>** signal of a UART is the signal receiving the data. This will be an input and is usually connected to the TXD line of the downstream device.</u>
- The <u>TXD</u> signal of a UART is the signal transmitting the data. This will be an output and is usually connected to the RXD line of the downstream device.
- The <u>RTS# (Ready to Send) signal of a UART is used to indicate to the downstream device that the device is ready to receive data.</u> This will be an output and is usually connected to the CTS# line of the downstream device.
- The <u>CTS#</u> (Clear to Send) signal of a UART is used by the downstream device to identify that it is OK to transmit data to the upsteam device. This will be an input and is usually connected to the RTS# line of the upstream device.

DB9 stuff

- DTE vs DCE
- Pinout of a DCE?
- Common ground?
- Noise effects?





Pin Number	Signal	Description
1	DCD	Data carrier detect
2	RxD	Receive Data
3	TxD	Transmit Data
4	DTR	Data terminal ready
5	GND	Signal ground
6	DSR	Data set ready
7	RTS	Ready to send
8	CTS	Clear to send
9	RI	Ring Indicator

Wiring a DTE device to a DCE device for communication is easy.

The pins are a one-to-one connection, meaning all wires go from pin x to pin x.

A straight through cable is commonly used for this application.


In contrast, wiring two DTE devices together requires crossing the transmit and receive wires. This cable is known as a null modem or crossover cable.



RS-232 transmission example



RS232 Transmission of the letter 'J'



Discussion Questions



- How fast can we run a UART?
- What are the limitations?
- Why do we need start/stop bits?
- How many data bits can be sent?
 - 9600-8-N-1 is ok. Is 9600-8192-N-1 ok too?

Outline




- Introduction to Serial Buses
- UART
- SPI
- I2C



Introduction

- What is it?
- Basic Serial Peripheral Interface (SPI)
- Capabilities
- Protocol
- Pro / Cons and Competitor
- Uses
- Conclusion




http://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/ SPI single slave.svg/350px-SPI single slave.svg.png

What is SPI?



- Serial Bus protocol
- Fast, Easy to use, Simple
- Everyone supports it





SPI Basics

- A communication protocol using 4 wires
 - Also known as a 4 wire bus
- Used to communicate across small distances
- Multiple Slaves, Single Master
- Synchronized




Capabilities of SPI

- Always Full Duplex
 - Communicating in two directions at the same time
 - Transmission need not be meaningful
- Multiple Mbps transmission speed
- Transfers data in 4 to 16 bit characters
- Multiple slaves
 - Daisy-chaining possible








- Wires:
 - Master Out Slave In (MOSI)
 - Master In Slave Out (MISO)
 - System Clock (SCLK)
 - Slave Select 1...N
- Master Set Slave Select low
- Master Generates Clock
- Shift registers shift in and out data




Wires in Detail



- MOSI Carries data out of Master to Slave
- MISO Carries data from Slave to Master
 - Both signals happen for every transmission
- SS_BAR Unique line to select a slave
- SCLK Master produced clock to synchronize data transfer




Shifting Protocol



Master shifts out data to Slave, and shift in data from Slave http://upload.wikimedia.org/wikipedia/commons/thumb/b/bb/SPI_8-bit_circular_transfer.svg/400px-SPI_8-bit_circular_transfer.svg.png




Diagram



Master and multiple independent slaves

http://upload.wikimedia.org/wikipedia/commons/thumb/f/fc/ SPI_three_slaves.svg/350px-SPI_three_slaves.svg.png



Some wires have been renamed

Master and multiple daisychained slaves

http://www.maxim-ic.com/appnotes.cfm/an_pk/3947




Clock Phase (Advanced)

- Two phases and two polarities of clock
- Four modes
- Master and selected slave must be in same mode
- Master must change polarity and phase to communicate with slaves of different numbers



Timing Diagram



Timing Diagram – Showing Clock polarities and phases



Pros and Cons

Pros:

- Fast and easy
 - Fast for point-to-point connections
 - Easily allows streaming/Constant data inflow
 - No addressing/Simple to implement
- Everyone supports it

Cons:

- SS makes multiple slaves very complicated
- No acknowledgement ability
- No inherent arbitration
- No flow control



Uses

- Some Serial Encoders/Decoders, Converters, Serial LCDs, Sensors, etc.
- Pre-SPI serial devices



Summary

- SPI 4 wire serial bus protocol
 - MOSI MISO SS SCLK wires
- Full duplex
- Multiple slaves, One master
- Best for point-to-point streaming data
- Easily Supported

Outline



- Introduction to Serial Buses
- UART
- SPI
- I2C



- Inter-Integrated Circuit
- Pronounced "eye-squared-see"
- Two-wire serial bus protocol
- Invented by Philips in the early 1980's
 - That division now spun-off into NXP

Where is it Used?



- Originally used by Philips inside television sets
- Now very common in peripheral devices intended for embedded systems use
 - Philips, National Semiconductor, Xicor, and Siemens , ...
- Also used in the PC world
 - Real time clock
 - Temperature sensors



Two-wire serial protocol with addressing capability

- Speeds up to 3.4 Mbit/s
- Multi-master/Multi-slave

Electrical Wiring



- Two lines
 - SDA (data)
 - SCL (clock)
- Open-collector
 - Very simple interfacing between different voltage levels

Clock




- Not a traditional clock
- Normally high (kept high by the pull-up)
- Pulsed by the master during data transmission (whether the master is transmitter or receiver)
- Slave device can hold clock low if it needs more time

A Basic I2C Transaction



- Master always initiates transactions
- Start Condition
- Address
- Data
- Acknowledgements
- Stop Condition



Source: ATMega8 Handbook

A Basic I2C Transaction




- Transmitter/Receiver differs from Master/Slave
- Master initiates transactions, slave responds
- Transmitter sets data on the SDA line, Receiver acknowledges
 - For a read, slave is transmitter
 - For a write, master is transmitter

Start Condition



Master pulls SDA low while SCL is high

Normal SDA changes only happen while SCL is low



Address Transmission




- Data is always sampled on rising edge of clock
- Address is 7 bits
- An 8th bit indicates read or write
 - High for read, low for write
- Addresses assigned by Philips/NXP (for a fee)

Data transmission




- Transmitted just like address (8 bits)
- For a write, master transmits, slave acknowledges
- For a read, slave transmits, master acknowledges
- Transmission continues with subsequent bytes until master creates stop condition








Master pulls SDA high while SCL is highAlso used to abort transactions



Another look at I2C






Source: ATMega8 Handbook

Exercise: How fast can I2C run?





- How fast can you run it?
- Assumptions
 - 0's are driven
 - 1's are "pulled up"
- Some working figures
 - R_p = 10 k Ω
 - $C_{cap} = 100 \text{ pF}$
 - V_{DD} = 5 V
 - $V_{in_high} = 3.5 V$
- Recall for RC circuit
 - $V_{cap}(t) = V_{DD}(1-e^{-t/\tau})$
 - Where $\tau = RC$

Exercise: Bus bit rate vs Useful data rate



- An I2C "transactions" involves the following bits
 - <S><A6:A0><R/W><A><D7:D0><A><F>
- Which of these actually carries useful data?
 - <S><A6:A0><R/W><A><D7:D0><A><F>
- So, if a bus runs at 400 kHz
 - What is the clock period?
 - What is the data throughput (i.e. data-bits/second)?
 - What is the bus "efficiency"?