Former Graduate Students and their PhD Dissertations

The pdf for some theses can be obtained by clicking on their titles. Others can usually be obtained from UMI dissertation services or the University of Michigan

  1. Microarchitecture Choices And Tradeoffs For Maximizing Processing Efficiency, Deborah T. Marr, The University of Michigan , 2008.
     

  2. Realizing Software Defined Radio – A Study in Designing Mobile Supercomputers, Yuan Lin, The University of Michigan , 2008. (Co-chairman Scott Mahlke)
     

  3. The Fast, Efficient, And Representative Benchmarking Of Future Microarchitectures, Jeffrey Stuart Ringenberg, The University of Michigan , 2008.
     

  4. Architecting Energy Efficient Servers, Tae Ho Kgil, The University of Michigan , 2007.
     

  5. A Baseband Processor For Software Defined Radio Terminals, Hyunseok Lee, The University of Michigan, 2007.
     

  6. Improving Performance and Energy Consumption in Region-Based Caching Architectures, Michael J. Geiger, The University of Michigan, 2006. (Co-chairman Gary Tyson)
     

  7. Application-Specific Architecture Framework for High-Performance Low-Power Embedded Computing, Allen Chao-Hung Cheng, The University of Michigan, 2006.  (Co-chairman Gary Tyson)
     

  8. Virtualizing Register Context, David W. Oehmke, The University of Michigan, 2005.
     

  9. Circuit and Microarchitectural Techniques for Processor On-Chip Cache Leakage Power Reduction, Nam Sung Kim, The University of Michigan, 2004.
     

  10. Design, Implementation and use of an Experimental Compiler for Computer Architecture Research, David Anthony Greene, The University of Michigan, 2003. 
     

  11. Limits and Misconceptions in Branch Prediction, Avinoam Nomik Eden, The University of Michigan, 2001.
     

  12.  Compiler and Microarchitecture Mechanisms for Exploiting Registers to Improve  Memory Performance, Matthew Allan Postiff, The University of Michigan, 2001.
     

  13. Automatic Monitoring for Interactive Performance and Power Reduction, Krisztian Flautner, The University of Michigan, 2001.
     

  14. Modern DRAM Architectures, Brian Thomas Davis, The University of Michigan, 2001. (Co-chairman Bruce Jacob)
     

  15. Efficient Execution of Compressed Programs, Charles Robert Lefurgy,  The University of Michigan, 2000.
     

  16. Pseudo-Vector Machines for Embedded Applications, Lea Hwang Lee, The University of Michigan, 2000.
     

  17. The Impact of Computer Architecture Features on Image Processing Application Execution times: A Case Study Using MPEG Image Sequence Compression on the IBM SP2, Jeremy Alan Salinger, The University of Michigan, 2000. (Co-chairman Gregory Wakefield)
     

  18. Functional Design Verification for Microprocessors by Error Modeling, David Van Campenhout, The University of Michigan, 1999. 
     

  19. Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream, James David Dundas, The University of Michigan, 1998. 
     

  20. Optimizing High Performance Dynamic Branch Predictors, Chih-Chieh Lee, The University of Michigan, 1997. 
     

  21. Enhancing Instruction Fetching Mechanism Using Data Compression, I-Cheng Chen, The University of Michigan, 1997. 
     

  22. Software-Oriented Memory-Management Design, Bruce Ledley Jacob, The University of Michigan, 1997. 
     

  23. Reducing the Penalty of Branch and Load Hazards in Pipelined Microprocessors, Michael Leonard Golden, The University of Michigan, 1995.
     

  24. OS/Architecture Interactions and Influence on Computer Architecture, David Frederick Nagle, The University of Michigan, 1995. 
     

  25. Cache Behavior in the Presence of Speculative Execution - The Benefits of Misprediction, James E. Pierce, The University of Michigan, 1995. 
     

  26. Architectural Macro-Modeling of Processor Memory Components, Ghazanfar Ali Khan, The University of Michigan, 1995. 
     

  27. Trace-driven Memory Simulation, Richard Albert Uhlig, The University of Michigan, 1995. 
     

  28. Architectural Trade-offs in a Latency Tolerant Gallium Arsenide Microprocessor, Michael Douglas Upton, The University of Michigan, 1994. (Co -chairman Richard Brown
     

  29. Loop Optimization Techniques on Multi-Issue Architectures, Dan Richard Kaiser, The University of Michigan, 1994. 
     

  30. Technology-Organization Trade-offs in the Architecture of a High Performance Processor, Oyekunle Ayinde Olukotun, The University of Michigan, 1991. 
     

  31. Run-Time Support for Parallel Programs, Russell Mace Clapp, The University of Michigan, 1991. 
     

  32. Design of a Non-Interfering Debugger for Embedded Real-Time Systems, Venu Prabhakar Banda, The University of Michigan, 1990. (Co-chairman Richard Volz)
     

  33. Machine Recognition and Attitude Estimation of Three-Dimensional Objects, Paul Gunther Gottschalk III, The University of Michigan, 1990.
     

  34. A Distributed Real-Time Language and Its Operational Semantics, Padmanabhan Krishnan, The University of Michigan, 1989. (Co-chairman Richard Volz
     

  35. Parallel Processing of Best-First Branch and Bound Algorithms on Distributed Memory Multiprocessors, Tarek Saad Abdel-Rahman, The University of Michigan, 1989. 
     

  36. Bus and Cache Memory Organizations for Multiprocessors, Donald Charles Winsor, The University of Michigan, 1989. 
     

  37. High Performance Communications for Hypercube Multiprocessors, Gregory Dean Buzzard, The University of Michigan, 1988. 
     

  38. Recognition of Partially Occluded Parts, Jerry Lee Turney, The University of Michigan, 1986.
     

  39. A Study in Memory Interference Models, H.B. Humoud, The University of Michigan, 1985.
     

  40. A Stochastic Model of Multiprocessing, Brad Alan Makrucki, The University of Michigan, 1984.
     

home