

# EECS 270 Midterm 1 Exam Open book portion

## Spring 2022

Name: \_\_\_\_\_ unique name: \_\_\_\_\_

Sign the honor code:

I have neither given nor received aid on this exam nor observed anyone else doing so.

\_\_\_\_\_


---

### NOTES:

1. **This part of the exam is open books and open notes. You may not use any device capable of communication (cell phones, calculators with wireless, etc.)**
2. You have about 120 minutes for the exam total.
3. Some questions may be harder than others. Manage your time wisely.
4. Unnecessarily complex designs will likely not get full credit.
5. Be sure to show your work when asked.

1) Using the rules of logic, show that  $(!a+b*c)=(!a+b)*!(!c*a)$  or show it is false. You must show each step and clearly identify each rule used. [5 points]

2) Draw a state transition diagram for the following state machine. The initial state is when the flip-flop has the value 0. [5 points]



3) Design a state transition diagram for each of the following: **[15 points]**

a. The machine has one input  $X$  and one output,  $Y$ . The output is to go high if the most recent values of  $X$  has been either “101” or “010”, otherwise the output is to be low. **[6]**

b. The machine has one input  $X$  and two outputs  $A$  and  $B$ .  $A$  should go high if the most recent values of  $X$  were “11”.  $B$  should go high if the most recent values of  $X$  were “00” *and*  $X$  hasn't yet been “11” at any point (since reset). Note: reset is not an input—it shouldn't be in your diagram. **[9]**

4) Fill-in-the-blank: [5 points, -1.5 per wrong or blank question, min 0]

- a. Write  $A \oplus B$  in canonical *product-of-sums* form: \_\_\_\_\_
- b. If a clock has a period of 10kHz, it has \_\_\_\_\_ rising edges per second.
- c. Write  $A * C + A * B$  in canonical *sum-of-products* form: \_\_\_\_\_
- d. A 6-bit 8-to-1 MUX would require \_\_\_\_\_ select lines.

5) Design an AND gate (inputs A and B, output X) using only a 1-bit 2-to-1 MUX. You may freely use 0s and 1s. [4 points]


6) Consider the following Verilog code:

```
wire Trigger, Pass; //These wires are defined elsewhere
reg A, C;
always @* begin
    A = 1'b0;
    if (Trigger) begin
        A = Pass;
        C = Pass;
    end
end
```

The above code compiles, but you will get a warning about an “implied latch”. Explain the issue including why the word “latch” is used. [4 points]

	Min	Max
<b>OR/AND</b>	2ns	4ns
<b>NOR/NAND</b>	1ns	3ns
<b>NOT</b>	1ns	2ns
<b>XOR/XNOR</b>	3ns	6ns

<b>DFF:</b>		Min	Max
	<i>Clock to Q</i>	2ns	3ns
	<i>Set-up time</i>	7 ns	
	<i>Hold time</i>	??? ns	




7) Assuming the input A always arrives 2 ns after the rising edge of the clock, answer the following questions. **[10 points]**

- In order for this circuit to work correctly, what range of values that would be acceptable for the hold time *requirement* of the D flip-flops? Assume the only options range from 1ns to 20ns. Clearly show your work. **[4]**

Smallest \_\_\_\_\_ Largest \_\_\_\_\_

- What is the lowest clock period that could be safely used to clock this circuit? Clearly show your work. **[6]**

- 8) Design a state machine which implements the following state transition diagram. Assign state bits  $S[1:0]$  as 00 for state X, 10 for state Y, and 11 for state Z. You are to assume that you will never reach the state  $S[1:0]=10$ , so you don't care what happens in that case. You must show your work to get any credit! You only need to compute the next state and output logic, you don't need to draw the gates or flip-flops! Place your answer where shown, **all answers must be in minimal sum-of-products form**. [12 points]



*(Be sure all are in sum-of-products form!)*

NS1= \_\_\_\_\_

NS0= \_\_\_\_\_

W= \_\_\_\_\_

- 9) Find the minimal product-of-sums for  $\sum_{ABCD}(1,2,3,9,11,14)+d(6,12)$ . Clearly show your work.  
**[10 points]**

10) Using the devices provided and no more than 2 standard gates (with any number of inputs) design a state machine that has a single input, A, and single output X. X should go high if the last values of A were either 10 or 111. On the rising edge of clock, the shift-in value will go to Q4 and the other values will shift down (so Q3 gets the old value of Q4 etc.) on the rising edge of clock. **[10 points]**

