




3. Implement a 1-bit 2-to-1 MUX using only NAND gates. For full credit, use 4 or fewer NAND gates. The inputs and outputs should be as labeled in the figure below. [25]

$$A \cdot \bar{S} + B \cdot S$$



Note: $\overline{A \cdot B} = \bar{A} + \bar{B}$



4. Using only the devices listed below, design a circuit which takes two 3-bit unsigned numbers ($A[2:0]$, $B[2:0]$) as input and outputs a 4-bit unsigned number ($X[3:0]$). If $A=B$, the output should be “0”, otherwise the output it should be $A+1$.

Example: if $A[2:0]=2$ (010) and $B[2:0]=4$ (100) the output should be $X[3:0]=3$ (0011)

In your design you may use the following devices (as well as freely using “0” and “1” as a inputs as desired)

- AND, OR, and XOR gates (any number of inputs)
- Inverters
- 1-bit 2 to 1 MUX
- 3-bit unsigned adder (Inputs: $A[2:0]$, $B[2:0]$; Outputs: $S[2:0]$, $Cout$)
- 4-bit 2 to 1 MUX
- 8 to 3 priority encoder (Inputs $A[7:0]$; Output: $X[2:0]$).

You must clearly label any device you use (other than gates and inverters) and your design should be clear enough that someone else could understand how everything was to be connected. Your grade will be based in part upon the efficiency and clarity of your design. [25]

