


Quiz 4 EECS 270 Spring 2022.

2. Using a single D-flip-flop and no more than three standard gates, design a T-flip-flop. Recall a T flip-flop has two inputs: clock and EN as well as two outputs: Q and Q_{bar}. **[35 points]**

Design steps: Draw a truth table. Then solve as you would anything else.


En	Q	nextQ
0	0	0
0	1	1
1	0	1
1	1	0



3. Say we wish to design a memory with that where each location has 8 bits of data using the figure to the right.

[30 points]

- How many addresses would you have? 128
- There are 5 blanks in the figure. Fill them each in with values that would complete our design. Let address bits be a bus named "A" and the output be a bus named D.



$2^{10}/2^3=2^7=128$ locations (addresses)

You need 5 bits to go in the decoder to select one of the 32 (2^5) rows.

You need 2 bits to go into the mux to select among the 4 groups ($32/8$ or $2^5/2^3$) of a bits.

The Mux must be an 8-bit 4-to-1 mux (4-to-1 is fine).

The output is 8 bits.

In general you want the most significant address bits to go to the decoder. This is because we are likely to be accessing memory locations near each other (spatial locality, covered in 370) and so if the MS bits don't change, we can access memory faster (the data is already coming out of the memory array, so it's just the mux. But for this class, we'll take any of the bits as long as it's the right number.

Quiz 4 EECS 270 Spring 2022.