EECS 470 Midterm Exam Winter 2012

Name: unique name:

Sign the honor code:

I have neither given nor received aid on this exam nor observed anyone else doing so.

Scores:

Page #	Points
2	/20
3	/11
4	/13
5	/15
6	/10
7	/16
8&9	/15
Total	/100

NOTES:

- Open book and Open notes
- Calculators are allowed but not if it has communication support (Bluetooth, Cell phones, etc.)
- Don't spend too much time on any one problem.
- You have about 120 minutes for the exam.
- There are <u>9</u> pages including this one.
- Be sure to show work and explain what you've done when asked to do so.
- There are two "answer areas" for the last problem. Clearly mark which one you want graded or we will grade the first one.
- The problem on page 5 may be long and/or difficult. You might want to do it last.

Multiple choice/fill in the blank [20 points, -2 per blank or wrong answer]

- Say a processor with a 32-bit address space (byte addressed) has an L1 cache with a 16KB data store which is 4-way associative. If the cache uses 32-byte blocks, there are ______ sets in the cache and the tag store is <u>512 / 1280 / 2968 / 4096 / 5552</u> bytes (including only the tags themselves).
- b. Over time, devices and wires have gotten smaller. This has generally resulted in faster devices (transistors) and slower wires. The wire delay is proportional to the "RC" delay. This increased delay in smaller wires is because if the wires get narrower the <u>resistance / inductance</u> of a wire of fixed length goes <u>up / down</u> only slightly while the <u>resistance / inductance</u> of that wire goes <u>up / down</u> significantly. (You can't lose more than 4 points on this question.)
- c. Consider an add instruction. In the original Tomasulo's algorithm, the ARF is updated only when the add <u>finishes execution and the RAT points to the add / finishes execution / commits / the RAT points to the instruction, and the instruction is at the head of the ROB.</u>

In the "P6" algorithm, the ARF is updated only when the add <u>finishes execution and the RAT</u> points to the add / finishes execution / commits / the RAT points to the add, and the add is at the head of the ROB.

- d. If, in the "R10K" algorithm, the RAT had only one write port; you could only have one instruction that writes to a register *dispatch / start execution / complete execution / retire* per cycle.
- e. In the "R10K" algorithm, we will free <u>all PRF entries / no PRF entries / those PRF entries</u> <u>which aren't pointed to by the RRAT / those PRF entries in the RAT that are overwritten by</u> <u>the RRAT</u> when a branch mispredict occurs.
- f. For the original implementation of Tomasulo's algorithm, the primary source of high-latency instructions were <u>store instructions / floating point instructions / integer square root</u> <u>instructions</u>.
- g. In the "P6" algorithm, the RAT points to a <u>reorder buffer entry / a reservation station / a</u> <u>physical register / an execution unit</u>.
- h. "Energy constrained computing" refers to devices where the primary concern is related to <u>the device getting too hot / the device using battery power too quickly / the device</u> <u>needing a higher voltage than we can easily supply</u>.
- i. A CMOV instruction is commonly used to eliminate a *<u>branch / load / store / floating point</u>* instruction.

Short answer [24 points]

 Consider the pipeline you were to implement for your third programming assignment, but assume that the structural hazard has been removed. A given program consists of 20% loads, 10% stores, 10% branches and 60% ALU operations. If 40% of the branches are not-taken and 40% of all instructions are dependent on the instruction in front of them, what is the expected CPI of the processor on this program? Show you work. [5 points]

- 2. Consider the case of self-modifying code^{*} in the context a processor which implements a standard 5-stage pipeline. **[6 points]**
 - a. In a single sentence, describe the hazard that self-modifying code creates. [3]

b. Briefly explain how you would *detect* the issue. Specifically, what would you be looking for in which stage(s)? [3]

Self-modifying code is when a program modifies a memory location and then executes that memory location.

3. Say that in the "R10K" algorithm, you have 64 RoB entries, 8 RS entries, 96 physical registers and the ISA supports 32 architected registers. How many bits would you need for the RRAT (just the pointers in the table, not valid bits, the free list or anything else)? Show your work. **[4 points]**

4. Write a Verilog module which implements a 4-bit modulo[†] up-counter with enable and synchronous reset. It takes three inputs: clock (clk), enable (en) and reset (reset). Its only output is the four bit count (Q[3:0]). You are to follow the Verilog coding guidelines for the course. Highly inefficient code will receive fewer points. **[9 points]**

⁺ "Modulo" means that the counter wraps around. So this counter, while enabled, should count (0, 1, 2, ... 14, 15, 0, 1, etc.).

Longer answer [41 points]

1. Consider the following pseudo-assembly code:

```
r3=1000
r5=0
r6=0
bob: r1=MEM[r3+0] // THE LOAD
if(r1>0) goto TWO // Branch 1 - Notice the target!
r5=r5+1
r6=r6+r1
r6=r6+r5
r6=r6/2
ONE: if(r1>=0) goto TWO // Branch 2
r6=r6+1
TWO: r3=r3+4
if(r5<50000) goto bob // Branch 3
```

"bob" has an address of 0x100. The predictors all use the least significant bits of the PC other than the wordoffset. Predictors and patterns are all initialized to all zeros (not taken).

You are to consider how different branch predictors will behave on this code under different circumstances.

- **Case 1:** The data loaded from memory is 1 the first time, 0 the second, 1 the third, 0 the forth and follows that pattern forever (1, 0, 1, 0, 1, 0, etc.)
- <u>Case 2:</u> The data loaded from memory is 0 the first time, -1 the second, -1 the third, -1 the forth and follows that pattern forever (0, -1 -1, -1, 0, -1, -1, etc.)
- **<u>Case 3:</u>** The data loaded is (1, 0, -1, 1, 0, -1, 1, 0, -1, etc.)

You are now to consider 2 branch predictors:

- **<u>Predictor 1:</u>** A PC-based predictor with 8 entries each a 1 bit predictor.
- **<u>Predictor 2</u>**: A local pattern history predictor. The BHT has 16 entries, each with 2 bits of history. The predictors are each 1 bit.

What are the expected prediction *rates* for each of the following (percentage of time right)? Your answers must be correct within 1.0%. **[15 points, -1 per wrong or blank box, min 0]**

	Case 1		Case 2		Case 3	
	Predictor 1	Predictor 2	Predictor 1	Predictor 2	Predictor 1	Predictor 2
Branch 1						
Branch 2						
Branch 3						

Given the following design changes to a simple out-of-order pipeline (and assuming no other changes to the pipeline or workload), what would be the effect on the i) number of instructions committed (N_{inst}), ii) the cycles-per-instruction (CPI), iii) clock period (t_{clk}), and iv) silicon area cost (A_{cost}). For each possible effect, indicate one of the following: no change (Ø), equal or greater (↑), equal or less (↓), or not enough information to determine (?). Provide the best answer. For a few of the boxes, we are <u>also</u> looking for a short (one sentence) written explanation.
 [10 points, -.5 per wrong or blank answer, -1 per wrong or blank explanation]

Design Change	N _{inst}	CPI	t _{clk}	A _{cost}
Increase the number of ROB				
entries				
Increase the number of		*1		
architected registers				
Change from the original		*2		
Tomasulo's algorithm to the "P6"				
scheme.				
Implement early branch				
resolution				
Improve T_{CPU} by using CMOVs to	*3			
remove certain branches.				

Provide a short (one sentence) explanation of your answer for the "*" boxes.

*1:

*2:

- 3. Consider a set of code where there are two classes of instructions.
 - "Short" instructions are not dependent on any other instruction and can execute in 3 cycles.
 - "Long" instructions are not dependent on any other instruction and can execute in 20 cycles.
 - "Dependent" instructions are (only) dependent on the instruction in front of them and take 3 cycles to execute.

Say you have a machine which can issue one instruction per cycle, finish execution of one instruction per cycle, and retire one instruction per cycle. This machine implements what we have called the "P6" algorithm and <u>it keeps an instruction in its RS until that instruction has finished executing</u>. The machine has an RS size of 16 and a RoB size of 64. You may assume the machine otherwise has unlimited resources (execution units etc.) *You must show/explain your work to get credit!* **[16 points]**

a. What is the best CPI this machine could achieve if the program being run consisted of only "long" instructions? [4]

b. What is the best CPI this machine could achieve if the program being run consisted of only "*dependent*" instructions? [4]

c. What is the best CPI this machine could achieve if the program being run consisted of groups of 200 instructions, where the first 199 were "dependent" and the last was "short". Assume there are a large number of these groups. (So the code is 199 dependent, 1 short, 199 dependent, 1 short, etc.) [4]

d. What is the best CPI this machine could achieve if the program being run consisted of groups of 3 instructions, where the first 2 were "dependent" and the last was "short". Assume there are a large number of these groups. (So the code is 2 dependent, 1 short, 2 dependent, 1 short, etc.) [4]

Consider the following state of a machine implementing what we've called the "R10K" algorithm. [15 points]

RAT					
Phy. Reg #					
0					
6					
7					
12					
8					

		ROB			
Buffer Number	PC	Executed?	Dest. PRN	Dest ARN	
0	20	N	5	1	← HEAD
1	24	Y	12	3	
2	28	N	6	1	
3	32	Y			
4	36	Y	7	2	
5	40	N	8	4	←TAIL
6					
7					
8					

RRAT					
Phy.					
Reg #					
0					
1					
2					
3					
4					

		R	S				
Ор Туре	Op1 Ready?	Op1 PRN/value	Op2 Ready?	Op2 PRN/value	Dest PRN	ROB	
+	N	5	Y	13	6	2	
*	Y	6	Y	7	5	0	
+	Ν	6	Y	4	8	5	
	Type + *	Type Ready? + Ν * Υ	Op TypeOp1 Ready?Op1 PRN/value+N5*Y6	TypeReady?PRN/valueReady?+N5Y*Y6Y	Op TypeOp1 Ready?Op1 PRN/valueOp2 Ready?Op2 PRN/value+N5Y13*Y6Y7	Op TypeOp1 Ready?Op1 PRN/valueOp2 Ready?Op2 PRN/valueDest PRN+N5Y136*Y6Y75	Op TypeOp1 Ready?Op1 PRN/valueOp2 Ready?Op2 PRN/valueDest PRNROB PRN+N5Y1362*Y6Y750

KEY:

- **Op1 PRN/value** is the value of the first argument if "Op1 ready?" is yes; otherwise it is the Physical Register Number that is being waited upon.
- **Op2 PRN/value** is the same as above but for the second argument.
- **Dest. PRN** is the destination Physical Register Number.
- Dest. ARN is the destination Architectural Register Number.
- **ROB** is the associated ROB entry for this instruction.
- **Free/Valid** indicates if the PRF entry is currently available for allocation and if the valid in it is valid. <u>*A free entry should be marked as invalid.*</u>

Say that the instruction in ROB #3 is a branch and it was mis-predicted: The next PC should have been 100. Say that the instruction in memory location 100 is R2=R0+R4 and that the instruction in 104 is R0=R2+R3. Update the machine to the state where the branch has left the RoB, and the instructions at memory 100 has been <u>dispatched</u> and <u>executed</u>, but not committed while the one at location 104 has been <u>dispatched</u> but <u>not</u> <u>executed</u>. When faced with an arbitrary decision, just be sure to make a legal choice. **Be sure to update the head and tail pointers!**

On the following page is an extra copy of this problem. You may use this one or the one on the next page but be sure to cross out (with a BIG X) the one you don't want graded.

	PRF							
Phy Reg #	Value	Free	Valid					
# 0	4	N	Y					
1	5	Ν	Y					
2 3	6	Ν	Y					
3	7	Ν	Y					
4	8	Ν	Y					
5	9	Ν	Ν					
6	1	Ν	Ν					
7	21	Ν	Y					
8	3	Ν	Ν					
9	4	Y	Ν					
10	5	Y	Ν					
11	6	Y	Ν					
12	13	Ν	Y					

This is a copy of the previous state. You may use this one or the previous one but be sure to cross out (with a BIG X) the one you don't want graded.

		-					-
RAT		ROB					
arch leg #	Phy. Reg #	Buffer Number	PC	Executed?	Dest. PRN	Dest ARN	
	0	0	20	N	5	1	← HEAD
	6	1	24	Y	12	3	
	7	2	28	N	6	1	
	12	3	32	Y			
	8	4	36	Υ	7	2	
		5	40	N	8	4	←TAIL
		6					
		7					
		8					

RRAT					
Phy.					
Reg #					
0					
1					
2					
3					
4					

	RS								
RS#	Ор Туре	Op1 Ready?	Op1 PRN/value	Op2 Ready?	Op2 PRN/value	Dest PRN	ROB		
0	+	Ν	5	Y	13	6	2		
1	*	Y	6	Υ	7	5	0		
2	+	Ν	6	Y	4	8	5		
3									
4									

KEY:

A R

- **Op1 PRN/value** is the value of the first argument if "Op1 ready?" is yes; otherwise it is the Physical Register Number that is being waited upon.
- **Op2 PRN/value** is the same as above but for the second argument.
- **Dest. PRN** is the destination Physical Register Number.
- **Dest. ARN** is the destination Architectural Register Number.
- **ROB** is the associated ROB entry for this instruction.
- **Free/Valid** indicates if the PRF entry is currently available for allocation and if the valid in it is valid. <u>*A free entry should be marked as invalid.*</u>

Say that the instruction in ROB #3 is a branch and it was mis-predicted: The next PC should have been 100. Say that the instruction in memory location 100 is R2=R0+R4 and that the instruction in 104 is R0=R2+R3. Update the machine to the state where the branch has left the RoB, and the instructions at memory 100 has been <u>dispatched</u> and <u>executed</u>, but not committed while the one at location 104 has been <u>dispatched</u> but <u>not</u> <u>executed</u>. When faced with an arbitrary decision, just be sure to make a legal choice. **Be sure to update the head and tail pointers!**

PRF							
Phy Reg #	Value	Valid					
0	4	Ν	Y				
1	5	Ν	Υ				
2	6	Ν	Υ				
3	7	Ν	Y				
4	8	Ν	Υ				
5	9	Ν	Ν				
6	1	Ν	N				
7	21	Ν	Y				
8	3	Ν	Ν				
9	4	Y	Ν				
10	5	Y	Ν				
11	6	Y	Ν				
12	13	Ν	Y				